Introduction
The charge pump (CP) circuit has been widely used in MEMS, flash memories, EEPROM, and so on. It is usually used as a simple on-die DC-DC voltage converter, to provide voltages higher than the supply voltage. Most of the charge pumps are based on the Dickson structure using MOS transistors 1) . The PMOS based versions 2, 3, 4) can effectively reduce the degradation due to threshold voltage and body effect. Besides, the simple CP 3, 4) enhance the performance without device reliability issues. However, all the existing CP circuits require large filtering capacitance at the output to reduce ripples, so extra chip area is needed if the CP is embedded on the chip. The parallel CP 5) , which may suffers from reliability, splits the CP into N parallel modules to minimize ripples. However, it needs the complex delay clock circuit and high N(=8) values to reduce reverse charging leakage. In this abstract, two two-step clock patterns at the last stage were designed for the two-phase PMOS CP 3, 4) . The results show the ripple of output voltage is significantly reduced without degrading pumping ability.
Clock Scheme for Ripple Reduction
The two-stage PMOS CP circuit with two out-of-phase clocks  1 and  1b with amplitudes varying from 0 to V DD is shown in Fig. 1 . The first stage of the PMOS CP consists of six transistors, a pair of boosting capacitors, C 1 and C 3 , and a pair of auxiliary capacitors, C a1 and C a2 .  1a and  2a are generated using  1 and  1b to produce two-fold amplitudes of clocks. The second stage is identical to the first stage, except the two special two-step clocks N ck1 and N ck2 are used to replace  1 and  1b in our previous work 3, 4) . The reason is that when the transistor M 8 or M 12 is fully turned on, charges instantaneously transfer to the filtering capacitor (C O ) at the output. The theoretical maximum value can be expressed as
where T is the period; I L is the output current; C is the boosting capacitance. Without increasing C O , if the turn-on resistance r on of the PMOS transistors is increased, the ripple can be reduced, but the charge in C may not be transferred to C O completely, which could influence pumping ability and have to be controlled carefully. Note that
V ov is equal to |V GS ||V t |. The proposed clocks N ck1 and N ck2 shown in Fig. 2 can adjust V ov during charge transferring so that the ripple can be reduced effectively without degradation of voltage gain and driving capacity. These two clocks stay at the voltage levels V L1 and V L2 for a while before returning to zero. Therefore, r on is higher in the beginning of charge transfer than in the rest of the turn-on period.
The Clock Generation Circuit
The boosting capacitors of second stage are driven by the two-step clocks N ck1 and N ck2 shown in Fig. 2 . The circuits to generate N ck1 and N ck2 are sketched in Fig. 3 
Simulation and Measurement Results
The proposed reduced-ripple PMOS charge pump was designed and fabricated using the twin-well 0.35m CMOS process. The boosting, auxiliary, and filtering capacitors of 5 pF, 0.5 pF, and 5 pF were used. Figure 4 shows the waveforms of N ck1 and N ck2 , as well as compares the simulated output waveforms for the existing CP 3, 4) and the proposed CP with I out = 20A at 10MHz and V DD = 1.8V. The proposed CP has smoother rising edges than the existing CP does. It also has reduced ripples with two humps in one half cycle of a period due to the two-step clocks. Figure 5 compares the simulated output ripples of the existing CP 3, 4) and the proposed CP with T D = 10ns for different output currents at a frequency of 10MHz and V DD = 1.8V. For higher output current, the improvement of ripple reduction is even more pronounced. Figure 6 shows the chip microphotograph of the proposed CP on the area of 0.182mm 2 . Figure 7 demonstrates the output ripple measured using the AC-coupled method at V DD = 2.2V with fitting curves in dash lines. Figure 8 plots the measured output voltages of the proposed CP for various supply voltages at 10MHz and I out = 0. That indicates the CP has good pumping ability for V DD from 1.4V to 3.0V. Figure 9 illustrates the measured ripples of output voltage for different T D 's and I out = 20A and 40A at 10MHz and V DD = 1.8V. The ripples are decreased when T D is increased from 0ns to 10ns. Due to parasitic effects of the package and the testing fixture, the ripples are higher in measurement.
Conclusions
The proposed clock scheme for the PMOS CP fabricated in the 0.35m CMOS process saves chip area of on-die filtering capacitors and can efficiently reduce ripples which can be adjusted by the overlapping time T D . Experimental results reveal that the ripples are reduced by about 50% at 10 MHz and V DD = 1.8V using small filtering capacitors. We can expect that the more area reduction will be achieved if the boosting capacitors are larger to provide higher output current. 
